

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claim 1 (Currently amended): A method for interfacing a first component and a second component, the first component being associated with a first electrical interface and first communication type, and the second component being associated with a second electrical interface and second communication type, comprising the following steps:

receiving from the first component a request for an access operation comprising one of at least a write operation and a read operation, ~~and~~ the request comprising a requested data address associated with the second component;

determining whether data corresponding to the requested data address is missing from memory, the memory being independent of the second component; and

when the data is missing from the memory, intercepting the request, loading the data from the second component to the memory, and performing the requested access operation, wherein modified data is converted from the first communication type to the second communication type and written to the memory and to the second component during a write operation, and wherein ~~the~~ data is converted from the second communication type to the first communication type and read by the first component during a read operation.

Claim 2 (Currently amended): The method according to claim 1, wherein the step of determining whether data is missing from memory comprises determining whether the data is stored in an associated cache memory, and wherein the ~~step~~ steps of intercepting the request and loading the data ~~comprises~~ respectively comprise generating an interrupt request and writing the data to the associated cache memory, wherein the request for an access operation from the first component is detained in response to the interrupt request while the data is being written to the associated cache memory.

Claim 3 (Currently amended): The method according to claim 2, wherein the step of determining whether the data is stored in an associated cache memory comprises comparing the requested data address with addresses of ~~stored~~ data currently stored in the associated cache memory.

Claim 4 (Original): The method according to claim 2, wherein the step of writing the data to the associated cache memory comprises writing the data to a portion of the associated cache memory associated with stored data that is older than stored data associated with other portions of the associated cache memory.

Claim 5 (Original): The method according to claim 4, wherein the associated cache memory comprises cylinder random access memory and wherein the step of writing the data to a portion of the associated cache memory comprises writing the data to a page in the cylinder random access memory that is older than other pages in the cylinder random access memory.

A41 Claim 6 (Currently Amended): The method according to claim 5, wherein the step of writing the data to a page comprises the steps of:

- determining which of the pages in the cylinder random access memory is oldest;
- determining which tracks of data within the oldest page have been modified;
- writing the tracks of data ~~which~~ within the oldest page which have been modified to the second component;
- reading the data from the second component; and
- writing the data to the oldest page.

Claim 7 (Original): The method according to claim 1, wherein the first communication type comprises a serial stream format and the second communication type comprises a parallel stream format.

Claim 8 (Currently Amended): The method according to claim 1, wherein during a write operation the modified data comprises a serial data stream, said method further comprising the steps of:

- synchronizing a clock signal with the serial data stream;
- shifting the synchronized serial data stream into a serial-to-parallel register; and
- shifting a parallel data stream out of the register, wherein the serial-to-parallel register converts the serial data stream to the parallel data stream.

Claim 9 (Currently amended): The method according to claim 1, wherein during a read operation the data comprises a parallel data stream, said method further comprising:

shifting the parallel data stream into a parallel-to-serial register; and
shifting a serial data stream out of the register, wherein the parallel-to-serial register
converts the parallel data stream to the serial data stream.

Claim 10 (Currently amended): A method for writing a serial data stream to a
component associated with parallel data streams, comprising the steps of:

receiving a the serial data stream;
converting the serial data stream to a parallel data stream;
loading the parallel data stream converted from the serial data stream in memory; and
writing the parallel data stream from the memory to a the component;
wherein the step of converting the serial data stream to a parallel data stream

comprises the steps of:

synchronizing a clock signal with the serial data stream;
shifting the synchronized data stream into a serial-to-parallel register; and
shifting data out of the register, wherein the data shifted out of the register comprises
the parallel data stream loaded in the memory.

Claim 11 (Currently amended): The method according to claim 10, wherein the
component comprises an integrated device electronics (IDE) hard disk drive and wherein the
step of receiving a the serial data stream comprises receiving a serial data stream encoded
according to the modified frequency modulation (MFM) specification.

Claim 12 (Cancelled).

Claim 13 (Original): The method according to claim 10, wherein the step of loading the
parallel data stream in memory comprises loading the parallel data stream in cache memory.

Claim 14 (Currently amended): The method according to claim 10, wherein the step of
writing the parallel data stream to a the component comprises the step of using a processor to
write the parallel data stream to the component, wherein the processor writes the parallel data
stream to the component during a time frame that is convenient for the processor when the
component is idle.

Claim 15 (Original): The method according to claim 10, further comprising the steps of:
identifying the parallel data written to the memory as being modified; and
writing the modified parallel data from the memory to the component when the component is idle.

A41
Claim 16 (Currently amended): A method for reading a serial data stream from a component associated with parallel data streams, comprising the steps of:
receiving a request for data associated with the component;
receiving a parallel data stream from memory in response to the request for the data;
converting the received parallel data stream to a the serial data stream; and
outputting the serial data stream-;
wherein the step of converting the received parallel data stream to the serial data stream comprises the steps of:
shifting the received parallel data stream into a parallel-to-serial register; and
shifting the serial data stream out of the register.

Claim 17 (Currently amended): The method according to claim 16, wherein the component comprises an integrated device electronics (IDE) hard disk drive and wherein the step of converting the received parallel data stream comprises converting the received parallel data stream to a the serial data stream encoded according to the modified frequency modulation (MFM) specification.

Claim 18 (Cancelled).

Claim 19 (Currently amended): The method according to claim 16, wherein prior to the step of receiving a parallel data stream from memory, further comprising the steps of:
determining whether the requested data is missing from the memory, the memory being independent of the component; and
when the requested data is missing from the memory, ~~interrupting the method,~~ loading the missing data from the component to the memory, ~~and resuming the method.~~

Claim 20 (Currently amended): The method according to claim 19, wherein the step of determining whether the requested data is missing from the memory comprises determining

whether the requested data is in cache memory, and wherein the steps of interrupting the method and loading the missing data from the component to the memory ~~comprises~~ respectively comprise generating an interrupt request and writing the data to the cache memory, wherein the request for data is detained in response to the interrupt request while the missing data is being written to the cache memory.

Claim 21 (Currently amended): The method according to claim 10, wherein the step of loading the parallel data stream in memory comprises autonomously loading the parallel data stream in memory, ~~wherein the parallel data stream is loaded~~ without processor intervention.

A41
Claim 22 (Currently amended): The method according to claim ~~12~~ 10, wherein the step of synchronizing the serial data stream comprises sampling the serial data stream at a rate at least twice that of a data rate of the serial data stream.

Claim 23 (Original): The method of claim 22, wherein the step of sampling the serial data stream comprises sampling the serial data stream according to a 10 MHZ clock.

Claim 24 (Original): The method of claim 15, wherein the serial data stream is associated with a host system, further comprising generating an interrupt request when the host system does not need to access the component, wherein the modified parallel data can then be written from the memory to the component.

Claim 25 (Currently amended): The method of claim 20, wherein the step of generating an interrupt request ~~further~~ for data comprises the step of using a handshake signal line to detain the request in response to the interrupt request.

Claim 26 (Original): The method of claim 25, wherein the handshake signal line comprises a seek complete line.

Claim 27 (Original): The method of claim 19, wherein the step of loading the data comprises using a processor to read the data from the component and to write the data to the memory.

Claim 28 (Currently amended): The method of claim 26, ~~wherein the step of resuming the method comprises~~ further comprising releasing the seek complete line, wherein the requested data is then autonomously read from the memory by the component.

Claim 29 (Original): The method of claim 16, wherein the step of outputting the serial data stream comprises repeatedly outputting the data, wherein an index pulse is outputted after each track of the data is outputted.

Claim 30 (Currently amended): The method of claim 16, wherein the step of outputting the serial data stream comprises outputting the serial data stream without processor intervention.

A41 Claim 31 (Original): The method of claim 19, wherein the steps of converting the parallel data stream and outputting the serial data stream are performed substantially immediately after a determination that the data is in the memory.

Claim 32 (Currently amended): The method of claim 19, wherein the step of loading the data comprises writing the data to a portion of the memory ~~that is older than~~ storing data that is older than data stored in other portions of the memory.

Claim 33 (Cancelled).

Claim 34 (Original): The method of claim 1, wherein the step of performing the requested access operation comprises performing the access operation autonomously, whereby the access operation is performed without processor intervention.

Claim 35 (Original): A computer readable medium, comprising instructions capable of performing the method of claim 1.

Claim 36 (Original): A computer readable medium, comprising instructions capable of performing the method of claim 10.

Claim 37 (Original): A computer readable medium, comprising instructions capable of performing the method of claim 16.